Introduction
There is an increasing need for accurate low-noise circuits, as the technology-driven decrease in power supply voltage makes it increasingly difficult maintaining a high signal-to-noise ratio in modern analog designs. It is well known that a reduction in device size leads to an increased 1/f noise. In addition, as low-frequency noise is strongly technology dependent, novel processing steps introduced with technology downscaling lead to performance deviations which are difficult to predict [1] . To achieve an accurate prediction of the impact of 1/f noise on circuit performance, accurate noise modelling is required. Despite more than thirty years of research, a controversy still exists about the physical origin of 1/f noise in MOS transistors. Some authors attribute its origin to fluctuations in the total number of charge carriers [2] , some to fluctuations in the mobility of carriers [3] , and some to both [4]- [5] . The widely used BSIM3v3 MOS noise model implemented in commercially available circuit simulators is based on the latter approach [6] .
In order to investigate the validity of noise models available to a circuit designer, in this work, a low frequency noise analysis is performed on n-channel and p-channel transistors biased both in weak and strong inversion, and both in linear and saturation regime. The noise measurement data are analyzed to identify the noise origin. The physical parameters Nt (oxide trap density), AH (Hooge parameter), and a, (Coulomb scattering parameter) have been extracted, and finally measurement data have been compared to simulations using BSIM3v3 noise model with noise parameters provided by the foundry.
Two main theories are used to describe the origin of 1/f noise in MOS transistors.
McWhorter carrier number fluctuations (AN) theory explains the noise origin by the fluctuations of the channel free carriers due to the random trapping and detrapping of charges in the oxide traps near the Si-SiO2 interface. Theoretical formulation for the drain current power spectral density SID, based on the AN theory proposed by Reimbold [7] and Van der Ziel [8] (1)
The measured 1/f noise in n-MOS transistors in strong inversion in the ohmic region usually shows constant SIDI/,Uff versus gate bias voltage, in agreement with (2), which can not be predicted by the A,u model, because of the bias-independent aH; thus, the 1/f noise origin for ndevices is attributed to the number fluctuation theory. On the other hand, the observed dependence on the gate bias for the same region for p-channel transistors is following the A,u theory, in line with equation (4), and can not be explained by AN. However, quadratic variation of SID versus drain current, following the AN model described by (1), is observed for both n-and p-transistors in weak inversion, and can not be explained by the Hooge model. This controversy, known from the experiments published in the literature, has been observed in our experiments as well, which will be presented in the next section.
Recent modelling efforts combine the two previously described approaches in the correlated number and mobility fluctuations AN-A,u model [4]- [5] , in an attempt to come to a universal model valid for both n-and p-channel transistors in all operation regions. This model takes into account that the oxide/interface traps, apart from modulating the number of carriers, indirectly interact with the carrier mobility through Coulomb scattering. By this approach, the normalized drain current noise spectral density takes the form presented by Ghibaudo (9) where /Jo is the low-field mobility and VGS the gatesource voltage.
The AN-A/J model described shows a satisfactory fitting to the experimental data for both p-and n-channel devices. However, critical discussions on its exactness exist [10] . A form of the unified model noise expression (5)- (9) is implemented in the BSIM3v3 circuit simulator model [6] .
3. Experimental Study 3.1. Measurement Set-Up
The devices studied are fabricated in a 0.13,um CMOS technology with oxide thickness 2.4nm, n+/p+ poly gate, 
Results Discussion
The plots of the normalized drain current power spectral density SID/12, and the corresponding (gYinID)2 ratio versus drain current are shown in Fig. 1 and Fig. 2 for n-and p-transistors respectively, working in the ohmic region. Analysis of these plots is considered a generic procedure to distinguish between the 1/f noise mechanisms.
As explained by equations (5)- (8) Fig. 3 as a function of the effective gate-source volt- age for n-transistors, and in Fig. 4 for p-transistors (VDS is 5OmV). From these figures, the noise origin observed in Fig. 1 and 2 can be confirmed by the fact that the input noise does not depend on VGS for n-channel transistors, while it is proportional to VGS-Vth for p-channel transistors as predicted by (2) and (4), respectively. In our experiments, the same origin has been confirmed by the plot of SID versus VGS, not shown here. The occasionally observed SID dependence on VGS for high overdrive voltages [12] , due to the drain and source series resistances can not be observed for the relatively low bias voltages in Fig. 3 . The solid lines in Fig. 3 and 4 it can be seen in Fig. 3 
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